Exam TI2720-C Embedded Software

Friday April 19 2013 (14.00 - 17.00)

In order to avoid misunderstanding on the syntactical correctness of code fragments in this examination, we will always assume that we are dealing with pseudo-code, although we might have syntactically correct code in some cases. We assume that the required variables, semaphores, tasks, timers, etc. are always declared and initialized correctly.

Further, we assume the following abbreviations to be known:

- RR = Round Robin,
- RRI = Round Robin with Interrupts,
- FQS = Function Queue Scheduling,
- RTOS = Real-Time Operating System,
- IR = interrupt and
- ISR = interrupt service routing.

In this exam, we use the following definitions, unless stated otherwise:

```
void delay(int ms) {
    !! do some CPU computation to the amount of ms milliseconds
}
void putchar(char c) {
    while (!! UART tx buffer not empty);
    !! send c to UART tx buffer
}
void puts(char *s) {
    !! print string s using putchar
}
```

To pass this written exam, you need to answer correctly at least 18 questions. The relationship number of correctly answered questions and your mark is given below.

Nr. Correct Answers	18	19	20	21	22	23	24	25	26	27	28	29	30
Mark	6	6.5	6.5	7	7.5	7.5	8	8.5	8.5	9	9.5	10	10

n	action 1
	estion 1
	ich of the following statements is correct? An interrupt vector
a.	contains the address of an interrupt
b.	contains the address of an ISR
C.	points to a table with interrupt routines
d.	points to a table with interrupts
	estion 2
Wh	ich of the following statements is correct? Using interrupts improves
a.	task response time
b.	memory response time
c.	system response time
d.	processor response time
Qu	estion 3
Wh	ich of the following statements is correct? An interrupt service routine is supposed to
a.	restore the lowest priority interrupt
b.	respond guickly
C.	decrease its priority
d.	disable the non-maskable interrupt
	estion 4
	w can a low priority task prevent itself from being interrupted by a high priority task?
a.	By enabling interrupts
b.	By disabling the interrupts
с.	By using semaphores
d.	By avoiding critical sections
	estion 5
	at happens when a hardware interrupt occurs in the middle of an instruction execution?
a.	the execution stops and the interrupt is handled at once
a. b.	the instruction is executed until completion and the interrupt is handled next
	the operating system checks the priority to determine whether or not the interrupt should be serviced
c. d.	
	an exception is generated and execution of the program halts estion 6
Qu	
Th	
	e primary shortcoming for RRI architecture is:
a.	e primary shortcoming for RRI architecture is: all the tasks have the same priority
a. b.	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR
a. b. c.	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used
a. b. c. d.	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases
a. b. c. d. Qu	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7
a. b. c. d. Qu Wh	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to
a. b. c. d. Qu Wh cal	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ?
a. b. d. Qu Wh call a.	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI
a. b. c. d. Qu Wh cal	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS
a. b. c. d. Qu Wh call a. b. c.	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR
a. b. c. d. Qu Wh call a. b. c. d.	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR RTOS
a. b. c. d. Qu Wh call a. b. c. d.	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR
a. b. c. d. Qu Wh call a. b. c. d. Qu	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR RTOS
a. b. c. d. Qu Wh call a. b. c. d. Qu	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR RTOS estion 8 ich architecture has the best response time for task code? RRI
a. b. c. d. Qu Wh call a. b. c. d. Qu Wh	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR RTOS estion 8 ich architecture has the best response time for task code?
a. b. c. d. Qu Wh call a. b. c. d. Qu Wh a.	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR RTOS estion 8 ich architecture has the best response time for task code? RRI
a. b. c. d. Qu Wh call a. b. c. d. Qu Wh call a. b. c. d. Qu Wh call a. b. c. d. Qu	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR RTOS estion 8 ich architecture has the best response time for task code? RRI FQS RR RTOS
a. b. c. d. Qu Wh call a. b. c. d. Qu Wh call a. b. c. d. Qu U Wh call a. b. c. d. Qu Call c. d. d. d. d. d. d. d. d. d. d. d. d. d.	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR RTOS estion 8 ich architecture has the best response time for task code? RRI FQS RR RTOS estion 8 ich architecture has the best response time for task code? RRI FQS RR
a. b. c. d. Qu Wh cal a. b. c. d. Qu Wh a. b. c. d. Qu Qu	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR RTOS estion 8 ich architecture has the best response time for task code? RRI FQS RR RTOS
a. b. c. d. Qu Wh cal a. b. c. d. Qu Wh a. b. c. d. Qu Qu	e primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR RTOS estion 8 ich architecture has the best response time for task code? RRI FQS RR RTOS estion 9
a. b. c. d. Qu Wh call a. b. c. d. Qu Wh call a. b. c. d. Qu Wh call a. b. c. d. C. D. C. C. C. C. C. C. C. C. D. C. C. C. C. C. C. C. C. C. C. C. C. C.	a primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR RTOS estion 8 ich architecture has the best response time for task code? RRI FQS RR RTOS estion 9 which of the following requirements is the round-robin architecture the ideal choice? robustness
a. b. c. d. Qu Wh cal a. b. c. d. Qu Wh a. b. c. d. Qu For a. b.	a primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR RTOS estion 8 ich architecture has the best response time for task code? RRI FQS estion 9 which of the following requirements is the round-robin architecture the ideal choice? robustness responsiveness
a. b. c. d. Qu Wh a. b. c. d. Qu For a. b. c.	primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR RTOS estion 8 ich architecture has the best response time for task code? RRI FQS RR RR RTOS estion 9 which of the following requirements is the round-robin architecture the ideal choice? robustness responsiveness availability
a. b. c. d. Wh call a. b. c. d. Qu Wh a. b. c. d. Qu For a. b. c. d. d. Qu du Wh call a. b. c. d. d. d. d. d. d. d. d. d. d. d. d. d.	primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR RTOS estion 8 ich architecture has the best response time for task code? RRI FQS RR RTOS estion 9 which of the following requirements is the round-robin architecture the ideal choice? robustness responsiveness availability usability
a. b. c. d. Qu Wh call a. b. c. d. Qu Wh a. b. c. d. Qu Wh a. b. c. d. Qu Wh call a. b. c. d. Qu Wh call a. b. c. d. d. Qu Wh call a. b. c. d. d. Qu Wh call a. b. c. d. d. Qu Wh call a. b. c. d. d. d. d. d. d. d. d. d. d. d. d. d.	p primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR RTOS estion 8 ich architecture has the best response time for task code? RRI FQS estion 8 ich architecture has the best response time for task code? RRI FQS estion 9 which of the following requirements is the round-robin architecture the ideal choice? robustness responsiveness availability usability estion 10
a. b. c. d. Qu Wh call a. b. c. d. Qu Wh call a. b. c. d. Qu Wh call a. b. c. d. Qu Wh call a. b. c. d. Qu Wh call a. b. c. d. Qu Wh call a. b. c. d. Qu Wh call a. b. c. d. Qu Wh call a. b. c. d. Qu Wh call a. b. c. d. Qu Wh call a. b. c. d. Qu Wh Call a. b. c. d. Qu Wh Call a. b. c. d. du Strater a. du Strater a. du Strater a. du Strater a. du Strater a. du Strater a. du Strater a. du Strater a. du Strater a. du Strater a. du Strater a. du Strater a. du Strater a. du Strater a. du Strater a. du Strater Strater a. du Strater Str	a primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases astion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR RTOS astion 8 ich architecture has the best response time for task code? RRI FQS setion 8 ich architecture has the best response time for task code? RRI FQS setion 9 which of the following requirements is the round-robin architecture the ideal choice? robustness responsiveness availability usability estion 10 ich of the following statements holds for the FQS architecture?
a. b. c. d. Qu Wh call a. b. c. d. QU Wh a. b. c. d. QU For a. b. c. d. QU For a. b. c. d. QU Mh a.	p primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases estion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR RTOS estion 8 ich architecture has the best response time for task code? RRI FQS RR RTOS estion 9 which of the following requirements is the round-robin architecture the ideal choice? robustness responsiveness availability usability estion 10 ich of the following statements holds for the FQS architecture? the code length of the lower priority tasks does not affect the execution time of other tasks
a. b. c. d. Qu Wh a. b. c. d. Qu Hor a. b. c. d. Qu Hor a. b. c. d. Qu Wh a. b. c. d. Qu Wh a. b. c. d. Qu Wh a. b. c. d. Qu Wh a. b. c. d. Qu Wh a. b. c. d. Qu Wh a. b. c. d. Qu Wh a. b. c. d. Qu Wh a. b. c. d. Qu What a. b. c. d. Qu What a. b. c. d. Qu What a. b. c. d. Qu What a. b. d. d. d. d. d. d. d. d. d. d. d. d. d.	a primary shortcoming for RRI architecture is: all the tasks have the same priority it is more complex than RR critical sections must be used the memory footprint increases astion 7 ich architecture has interrupt routines that add function pointers to a queue for the main function to ? RRI FQS RR RTOS astion 8 ich architecture has the best response time for task code? RRI FQS setion 8 ich architecture has the best response time for task code? RRI FQS setion 9 which of the following requirements is the round-robin architecture the ideal choice? robustness responsiveness availability usability estion 10 ich of the following statements holds for the FQS architecture?

d. to reduce the response time of higher priority tasks, the code for lower priority tasks should be large

Question 11
Which of the following statements is correct? Good RTS design means
a. dynamic allocation of one task for every functionality
b. short disabling of interrupts in case of data sharing
c. deal with much of the functionality in the ISR
d. allocation of tasks with long periods
Question 12
Who handles the signaling between the interrupt routines and the task code in RTOS?
a. the user
b. the RTOS
c. the ISR
d. it is done automatically
Question 13
Which factor determines the best response time of an RTOS reacting on an interrupt? The shortest period of
time
a. required for executing lower-priority interrupt routines
b. required for saving all data of the current task
c. that the interrupt is enabled
d. required for another high-priority task to finish execution
Question 14
In an RTOS, tasks can be in state BLOCKED, READY or RUNNING. Which of the following statements is
true?
a. A task can transition directly from BLOCKED to RUNNING
b. A task can transition directly from READY to BLOCKED
c. A task can transition directly from READY to RUNNING
d. When in state BLOCKED it stays there forever
Question 15
Which of the following statements is correct? A reentrant function
a. may only call other reentrant functions
b. can create a shared data problem
c. may not be called by different tasks
d. must use hardware in a non-atomic way
Question 16
Which of the following statements is FALSE:
a. semaphores can be used for solving shared data problems
b. interrupts can be disabled in order to protect a critical section
c. semaphores can be used for signaling between tasks
d. interrupts can be used for signaling between tasks
Question 17
A "heartbeat timer" refers to:
a. a task-related function provided by an RTOS
b. a user-defined function for keeping track of application time
c. a single hardware timer an RTOS is using as base for all timings
d. a function that resets a device when detecting a deadlock
Question 18
Tasks in an RTOS are often structured as:
a. state machines with states stored in global variables and messages in their queues don't have any role
b. state machines with states stored in private variables and messages in their queues acting as events
c. RR architectures with messages triggering state changes
d. RRI architectures with interrupts advancing the state machine
Question 19 Which of the following statements is correct? The advantage of more tasks is that
Which of the following statements is correct? The advantage of more tasks is that
a. it leads to more coupling
b. it leads to better encapsulation
 c. it leads to higher system throughput d. it leads to bigger system footprint
Question 20
Question 20 Why should time-slicing not be used in an RTOS?
Question 20 Why should time-slicing not be used in an RTOS? a. Equally important tasks require equal processor attention
Question 20 Why should time-slicing not be used in an RTOS? a. Equally important tasks require equal processor attention b. It creates too many data sharing problems
Question 20 Why should time-slicing not be used in an RTOS? a. Equally important tasks require equal processor attention

Question 21

- Which of the following statements is correct? Code memory can be saved through...
- a. packing/compression of data structures
- b. using local variables
- c. using function pointers
- d. the static keyword

```
Question 22 - 23
Given is the following RTOS (pseudo) code.
...
void T1(void) {
  while (1) {
    OSSemPend(sem1); // may unblock any time
    f(1);
  }
}
void T2(void) {
  while (1) {
    OSSemPend(sem2); // may unblock any time
    f(-1);
  }
}
void f(int delta) {
  OSSemPend(mutex);
  counter = counter + delta; // adjust some global counter
  OSSemPost(mutex);
}
Question 22
Which of the following statements is correct?
a. The function f() is not reentrant
   There is no shared data problem
b.
    There is a shared data problem between T1 and T2
c.
d.
    This is a typical case for priority inversion
Question 23
Which of the following statements is correct? For the program to work correctly mutex must be initialized
with ...
   -1
a.
b.
   0
c.
    1
d.
    2
```

Question 24 Given is the following RTOS (pseudo) code.

void isr_buttons(void) // arrive here if a button is pressed

void isi_buildins(void) // anive here if a buildin's pressed
{
 x = X32_PERIPHERALS[PERIPHERAL_TEMP1];
 y = X32_PERIPHERALS[PERIPHERAL_TEMP2];
 ...
 while (! program_done) {
 temp1 = x; temp2 = y;
 X32_display = ((temp1 & 0xff) << 8) | (temp2 & 0xff);
 if (temp1 != temp2) {
 !! shutdown plant
 }
 Which of the following statements is correct?
 a. There is a potential deadlock problem in this code
 b. There is a potential shared data problem in this code
 a. There is a potential problem with report to report report in this code
</pre>

c. There is a potential problem with respect to reentrancy in this code

d. There is no potential problem in this code

```
Question 25 - 27
Given is the following RTOS (pseudo) code, which reads the current values of 3 different buttons and
acts accordingly. The 3 buttons are all mapped to bits 0..2 of the register buttons. The buttons are
already debounced; execution time of ISR is negligible.
void f1(void) { delay(1000); }
void f2(void) { delay(2000); }
void f3(void) { delay(3000); }
isr_button1() {b1=1}; // arrive here if button 1 is pressed
isr_button2() {b2=1}; // arrive here if button 2 is pressed
isr_button3() {b3=1}; // arrive here if button 3 is pressed
void main (void) {
 while (1) {
  if (b1) { f1(); b1=0; }
  if (b2) { f2(); b2=0; }
  if (b3) { f3(); b3=0; }
 }
}
Question 25
None of the buttons has been pressed. Which of the following statements is correct? The longest time it
takes to complete f3() once is:
a. < 1 second
b.
   1 second
    2 seconds
c.
d. 3 seconds
Question 26
b1 to b3 are in arbitrary states. The longest execution time (worst-case execution time - wcet) of f1() is:
a. 1 second
   3 seconds
b.
c. 5 seconds
   6 seconds
d.
Question 27
Which of the following statements is correct? This source code is an example of a ...
a. RR architecture
    RRI architecture
b.
    FQS architecture
c.
    RTOS architecture
d.
```

Question 28

```
Given is the following RTOS (pseudo) code.
...
void isr_button(void) { // arrive here when button pressed
    delay(20); // wait for debounce
    // do something -- takes 10 ms
}
void task(void) {
    while (1) {
        delay(100); // synchronize
        f(); // perform function that takes 100 ms
    }
}
Pressing the button during synchronization will ...
a. extend the duration of synchronization by 10 ms
```

b. extend the duration of the synchronization by 20 ms

- c. extend the duration of the synchronization by 30 ms
- d. not have any delaying effect

```
Question 29 - 30
Given is the following RTOS (pseudo) code. T1 has the highest priority, the time for puts and context
switching is negligible:
. . .
void T1() {
while (1) {
   puts("1 ");
   OSTimeDly(10);
}
}
void T2() {
while (1) {
  puts("2 ");
  OSTimeDly(10);
}
}
Question 29
Which of the following statements is correct? The display shows:
a. 21212121...

b. 12121212...
c. 222222222...

d. 11111111...
Question 30
The OSTimeDly(10) call is replaced by a delay(10) call.
Which of the following statements is correct? The display shows:
a. 21212121...
   12121212...
b.
    22222222...
c.
    11111111...
d.
```